PIC16F877A-I/P【PDF 178/234 页】IC MCU FLASH 8KX14 EE 40DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3827

174页 175页 176页 177页 [178页]179页 180页 181页 182页

PIC16F87XA

DS39582B-page 46

2003 Microchip Technology Inc.

4.3

PORTC and the TRISC Register

PORTC is an 8-bit wide, bidirectional port. The corre-

sponding data direction register is TRISC. Setting a

TRISC bit (= 1) will make the corresponding PORTC

pin an input (i.e., put the corresponding output driver in

a High-Impedance mode). Clearing a TRISC bit (= 0)

will make the corresponding PORTC pin an output (i.e.,

put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions

(Table 4-5). PORTC pins have Schmitt Trigger input

buffers.

When the I2C module is enabled, the PORTC<4:3>

pins can be configured with normal I2C levels, or with

SMBus levels, by using the CKE bit (SSPSTAT<6>).

When enabling peripheral functions, care should be

taken in defining TRIS bits for each PORTC pin. Some

peripherals override the TRIS bit to make a pin an

output, while other peripherals override the TRIS bit to

make a pin an input. Since the TRIS bit override is in

effect while the peripheral is enabled, read-modify-

write instructions (BSF, BCF, XORWF) with TRISC as the

destination, should be avoided. The user should refer

to the corresponding peripheral section for the correct

TRIS bit settings.

FIGURE 4-6:

PORTC BLOCK DIAGRAM

(PERIPHERAL OUTPUT

OVERRIDE) RC<2:0>,

RC<7:5>

FIGURE 4-7:

PORTC BLOCK DIAGRAM

(PERIPHERAL OUTPUT

OVERRIDE) RC<4:3>

Port/Peripheral Select(2)

Data Bus

WR Port

WR TRIS

Data Latch

TRIS Latch

Schmitt

Trigger

Peripheral Data Out

VDD

VSS

RD Port

Peripheral

OE(3)

Peripheral Input

I/O

pin(1)

Note 1: I/O pins have diode protection to VDD and VSS.

2: Port/Peripheral Select signal selects between port

data and peripheral output.

3: Peripheral OE (Output Enable) is only activated if

Peripheral Select is active.

RD TRIS

Port/Peripheral Select(2)

Data Bus

WR Port

WR TRIS

Data Latch

TRIS Latch

Schmitt

Trigger

Peripheral Data Out

VDD

VSS

RD Port

Peripheral

OE(3)

SSP Input

I/O

pin(1)

Note 1: I/O pins have diode protection to VDD and VSS.

2: Port/Peripheral Select signal selects between port data

and peripheral output.

3: Peripheral OE (Output Enable) is only activated if

Peripheral Select is active.

CKE

SSPSTAT<6>

Schmitt

Trigger

with

SMBus

Levels

RD TRIS

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式